Design through Verilog HDL / T.R. Padmanabhan, B. Bala Tripura Sundari.
Material type:
- 0471441481 (cloth)
- 9812531319
- 621.392 22 P136d
- TK7885.7 .P37 2004
Item type | Current library | Collection | Call number | Copy number | Status | Date due | Barcode | Item holds | |
---|---|---|---|---|---|---|---|---|---|
![]() |
Green University Library Reference | EEE | 621.392 P136d (Browse shelf(Opens below)) | 1 | Not For Laon | 3020013388 |
Total holds: 0
Browsing Green University Library shelves, Shelving location: Reference Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.3916 MAD 2004 Digital Computer Electronics / | 621.3916 MAD 2004 Digital Computer Electronics / | 621.392 BRF 2008 Fundamentals of Digital Logic with Verilog Design / | 621.392 P136d Design through Verilog HDL / | 621.392 ROD 1998 Digital Systems Design Using VHDL / | 621.395 GAO 2017 Op-amps and Linear Integrated Circuits / | 621.395 GAO 2017 Op-amps and Linear Integrated Circuits / |
Includes index and bibliographical references (p. 449-450).
There are no comments on this title.
Log in to your account to post a comment.